

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Charles H. Dennison

Group Art Unit:

Serial No .:

10/633,886

8888888 Examiner:

Filed:

August 4, 2003

§

For:

A Damascene Conductive Line For

Contacting An Underlying Memory

Element

Atty. Dkt. No.:

ITO.0544US (P15589)

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed within three months of the filing date of the application. Please apply any charges or credits to Deposit Account No. 20-1504 (ITO.0544US).

Respectfully submitted,

Date: 10/30/03

Timothy V. Trop, Reg. No. 28,994

TROP, PRUNER & HU, P.C. 8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

Date of Deposit: I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Sherry Tipton

(1)				ATTY DOCKET NO.		SERIAL NO.		
				ITO.0544US (P15589) 10/633,886 APPLICANT(S):			-	
	ATION DISCLOSUR	CHARLES H. DENNISON						
(Use several sheets if necessary)				FILING DATE: GROUP ART UNIT:				_
HOY 0 3 2003 을				August 4, 2003				
13.		U.S. P	ATENT	DOCUMENTS				
*EXAMINATION TRAD	DOCUMENT NUMBER	DATE		NAME	CLAS	S SUBCLASS	FILING IF APPR	DATE OPRIATE
A.								
B.								
C.								
D.								
FOREIGN PATENT DOCUMENTS								
	DOCUMENT NUMBER	DATE		COUNTRY	CLAS	S SUBCLASS	YES	LATION NO
E.								
F.								
G.								
	OTHER DOCU	MENTS (Includ	ding Aut	hor, Title, Date, Pertinen	t Pages,	Etc.)		
H.	Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors." presented at 2003 19th IEEE Non-Volatile Semiconductor Memory							
1.	Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change, RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003							
J.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003							
K.	Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003							
` L.	Chiang, C., Lee, J.W., Kersey, P., U.S. Patent Application Serial No. 09/745,835, filed December 21, 2000 entitled "Metal Structure for a Phase-Change Memory Device"							
M.				- 11				-
N.								
EXAMINER	1 (1)			DATE CONSIDERED				

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PTO-1449

Page 1 of 1